› Forum › Digital line › The Well synchronized asynchronous FIFO buffer – Slaved I2S reclocker › Reply To: The Well synchronized asynchronous FIFO buffer – Slaved I2S reclocker
The TWSDAC-DSD will work with both 5/6 MHz and 11/12 MHz oscillators.
With 5/6 MHz oscillators it plays DSD128 and with 11/12 MHz oscillators it plays DSD256.
It will be driven by the FIFO Lite, we will provide the FPGA firmware update.
It laso can driven by other source which provides balanced output since the DAC has balanced input.
Anyway we cannot guarantee the same performance we will reach with the FIFO Lite, because the FIFO Lite drives directly the DAC with master clock, so directly from the oscillators. DATA are optically isolated from the master clock.